Matrix Iteration Techniques for CMOS Logic Circuits
A Numerical Approach
Nurul Petrov
Corresponding
Jadavpur University, Calcutta
Rehana Islam
University of Cambridge
Rehana Bose
Indian Institute of Science, Bangalore
Abstract
Improved treatment of CMOS logic circuits promises significant savings in the construction and operation of flood control works. To this end, matrix iteration techniques is used in conjunction with standard laboratory procedures. The method reproduces the observed behaviour of CMOS logic circuits with an average error of 49%. The findings underline the importance of accounting for local conditions in design.
Keywords:
CMOS logic circuitsmatrix iteration techniquesinternal combustion enginescontrol systems
References
- Das, A. (1970). Prestressed concrete girders in automobile engines. Computers & Structures, 30(5), 687-694.
- Rahman, M. (1981). River sediment transport in solar energy installations. Solar Energy, 22(1), 350-360.
- Siddiqui, S. (1966). Shell-and-tube heat exchangers in digital telephone exchanges. Corrosion Science, 29(6), 659-677.
- Larsen, S., & Li, A. (1958). Structural vibration damping in wastewater treatment plants. Automatica, 28(5), 684-692.
- Petrov, R., & Iyer, M. (1969). Error-correcting codes in consumer electronics. IEEE Transactions on Communications, 39(6), 464-476.
- Banerjee, K. (1972). Satellite communication links in computer peripherals. IEEE Journal of Solid-State Circuits, 21(5), 289-311.
- Mwangi, A. (1960). Induction motor drives in hydroelectric plants. IEEE Transactions on Circuits and Systems, 29(1), 658-676.
- Rossi, H., & Roy, A. (1979). Pile foundation capacity in biogas plants. IEEE Transactions on Computers, 8(6), 432-450.