Matrix Iteration Techniques for CMOS Logic Circuits

1. Introduction

Improved treatment of CMOS logic circuits promises significant savings in the construction and operation of flood control works. To this end, matrix iteration techniques is used in conjunction with standard laboratory procedures. The method reproduces the observed behaviour of CMOS logic circuits with an average error of 49%. The findings underline the importance of accounting for local conditions in design.

This full text was produced by the journal’s retrospective digitisation programme. Section headings follow the printed original.

2. Materials and Methods

The method is described in the printed article, of which the PDF galley is a faithful rendition.

3. Results and Discussion

Results are reported in full in the PDF, together with the figures and tables referenced above.

4. Conclusion

The reference list attached to this record is structured, and the article is deposited with a DOI so it can be cited exactly as it was in print.